

(19)



Europäisches Patentamt

European Patent Office

Office européen des brevets



(11)

EP 0 876 062 A2

(12)

## EUROPEAN PATENT APPLICATION

(43) Date of publication:

04.11.1998 Bulletin 1998/45

(51) Int. Cl.<sup>6</sup>: H04N 9/804

(21) Application number: 98107354.7

(22) Date of filing: 22.04.1998

(84) Designated Contracting States:

AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU  
MC NL PT SE

Designated Extension States:

AL LT LV MK RO SI

(30) Priority: 30.04.1997 KR 9716817

(71) Applicant:

Samsung Electronics Co., Ltd.  
Suwon-city, Kyungki-do (KR)

(72) Inventor: Kim, Tae-eung

Kiheung-eup, Yongin-city, Kyungki-do (KR)


(74) Representative:

Grünecker, Kinkeldey,  
Stockmair & Schwanhäusser  
Anwaltssozietät  
Maximilianstrasse 58  
80538 München (DE)(54) **Digital recording/playback apparatus with improved error correction capability and method therefor**

(57) A digital recording/playback apparatus with improved error correction capability and a method thereof are provided. In the apparatus and method thereof, regardless of trick play data and stuffing data, normal play data is outer-error-corrected. To enhance the error correction capability of the normal play data, during a recording mode, predetermined pattern data are arranged in the stuffing data region and trick play

data region and an outer parity is added to the normal play data to then be outer-error-correction coded. During a playback mode, the predetermined pattern data used during error-correction coding is arranged in the stuffing data region and trick play data region and inner-error-correction decoded normal play data is outer-error-correction decoded using the outer parity.

FIG. 1



## Description

### BACKGROUND OF THE INVENTION

#### 1. Field of the Invention

The present invention relates to digital recording/playback, and more particularly, to error correction of a digital recording/playback apparatus for recording/playing MPEG-2 (Moving Picture Experts Group) signals.

#### 2. Description of the Related Art

A digital video apparatus can be applied to various fields such as communications, including teleconference and video phones, computers, or household electronic appliances. Specifically, a digital recording/playback apparatus such as a digital video cassette recorder (to be referred to as a D-VCR hereinafter) or a digital video cassette (DVC: to be also called a camcorder) adopts the MPEG-2 standard for digital storage media.

According to the MPEG-2 standard, a program stream consists of the respective elementary streams for video, audio and user data, and is packetized into a packetized elementary stream (PES).

Generally, a picture transmitted from a broadcast station consists of a PES, and one PES is transmitted in units of a predetermined number of transport packets. Additionally, data on a transmission path is in a system layer structure based on the MPEG-2 standard. The system layer structure has a packet structure in units of 188 bytes. In each packet, a 4-byte header is divided into 1-byte sync and 3-byte side information. The number of bytes of the header can vary. The region of the packet, excluding the header, contains video data, audio data or user data.

When recording MPEG-2 bitstreams, a digital recording/playback apparatus extracts trick play data from the MPEG-2 bitstreams as well as normal play data to satisfy both a normal-play (NP) mode and a trick-play (TP) mode, and records the extracted trick play data on a separate trick play data region.

Also, a digital recording/playback apparatus for recording an ATV (Advanced Television) signal which is an American type of HDTV (High Definition Television) signal, or a DVB (Digital Video Broadcasting) signal which is an European type of HDTV signal, both adopting MPEG-2 compression, records the signal in a 25, 12.5 or 6.25 Mbps recording mode according to the bitrate of a transmitted signal. In this case, if there is a difference between the bitrate of a recording mode and that of the transmitted signal, a stuffing region is allocated to a predetermined region of the normal play data region, thereby recording stuffing data, i.e., dummy data. In performing error correction coding and decoding in consideration of the stuffing data, the capability of

correcting errors of normal play data is affected by the quantity of the stuffing data. The present invention has been proposed to improve the capability of correcting errors of normal play data, without being affected by the stuffing data which is the dummy data.

Also, when the video bitstream of an MPEG-2 format is recorded by the digital recording/playback apparatus, an ECC (Error Correction Code) structure of a track format is for recording inter-picture coded bitstreams. Thus, the interpicture coded bitstreams such as the ATV or DVB signal are susceptible to error.

To solve the problem, a predetermined region of the normal play data region is allocated, called an ECC3 region, for storing outer parity for correcting errors of only the normal play data.

However, in performing error correction coding using the additionally provided ECC3 region, the normal play data of the ECC structure is written in units of a predetermined number (10 typically) tracks and the outer parity is added to the ECC3 region to allow interleaving to correct burst errors. This needs a large capacity memory. In practice, decoding the ECC3 requires complicated hardware.

### SUMMARY OF THE INVENTION

To solve the above problems, it is a first objective of the present invention to provide a digital recording/playback apparatus for performing outer error correction coding by arranging predetermined pattern data in a stuffing region and a trick play data region for an ECC block containing the stuffing region, during a recording mode, and performing outer error correction decoding by arranging the pattern data used in the coding in the stuffing region and the trick play data region, during a playback mode.

It is a second objective of the present invention to provide a digital recording/playback apparatus for performing outer error correction coding by arranging predetermined pattern data in an ECC3 region additionally provided in the normal play data region, during a recording mode, and performing outer error correction decoding by arranging the pattern data used in the coding in the ECC3 region, during a playback mode.

It is a third objective of the present invention to provide a digital recording/playback method for performing outer error correction coding by arranging predetermined pattern data in a stuffing region and a trick play data region for an ECC block containing the stuffing region, during a recording mode, and performing outer error correction decoding by arranging the pattern data used in the coding in the stuffing region and the trick play data region, during a playback mode.

It is a fourth objective of the present invention to provide a digital recording/playback method for performing outer error correction coding by arranging predetermined pattern data in an ECC3 region additionally provided in the normal play data region, during a record-

ing mode, and performing outer error correction decoding by arranging the pattern data used in the coding in the ECC3 region, during a playback mode.

Accordingly, to achieve the first objective, there is provided a digital recording/playback apparatus for recording normal play data and trick play data separately on a recording medium in a predetermined data format, and reproducing the data recorded on the recording medium, the apparatus comprising: an adding unit for adding extra information indicative of a decoding timing to a received transport stream and outputting the normal play data in units of a predetermined number of sync blocks; an extracting unit for extracting the trick play data from the received transport stream and outputting the trick play data in units of a predetermined number of sync blocks; an arranging unit for arranging the normal play data in a normal play data region, the trick play data in a trick play data region, and predetermined pattern stuffing data in a stuffing region of the normal play data region according to a difference between a predetermined recording rate and a bitrate of the transport stream; an error correction coder for performing outer error correction on the normal play data, regardless of the trick play data and stuffing data among arranged data, and outputting error-correction-coded data; and a modulator for modulating the error-correction-coded data and transmitting modulated data to the recording medium.

Here, the error correction coder comprises: an outer error correction coder for arranging predetermined pattern data in the stuffing region and the trick play data region, adding an outer parity to the normal play data, and outputting outer-error-correction-coded data; and an inner error correction coder for adding an inner parity to the outer-error-correction-coded data output from the outer error correction coder, and outputting inner-error-correction-coded data.

Also, the digital recording/playback apparatus further comprises: a demodulator for demodulating the data recorded on the recording medium and outputting demodulated data; an error correction decoder for performing error-correction-decoding on the demodulated data; and a selector for selecting error-correction decoded normal play data during a normal play mode, and selecting error-correction decoded trick play data during a trick play mode, according to a normal/trick play mode, wherein the error correction decoder comprises: an inner error correction decoder for performing inner error correction decoding on the demodulated normal play data using the inner parity during a normal play mode and outputting inner-error-correction-decoded normal play data to the selector, and for performing inner error correction decoding on the demodulated trick play data using the inner parity during a trick play mode and outputting inner-error-correction-decoded trick play data to the selector; and an outer error correction decoder for arranging the predetermined pattern data used in the error correction coding in the stuffing

region and the trick play data region, performing outer error correction decoding on the inner-error-correction-decoded normal play data using the outer parity, and outputting outer-error-correction-decoded data.

To achieve the second objective, there is provided a digital recording/playback apparatus wherein an outer error correction coder performs outer error correction coding by overwriting the predetermined pattern data in a separate error correction code region of the normal play data region, and an outer error correction decoder performs outer error correction decoding by overwriting the predetermined pattern data in a separate error correction code region of the normal play data region.

To achieve the third objective, there is provided a method for recording normal play data and trick play data separately on a recording medium in a predetermined data format, and reproducing the data recorded on the recording medium, comprising the steps of: (a) adding extra information indicative of a decoding timing to a received transport stream and outputting a transport packet to which the extra information is added; (b) mapping a first predetermined number of transport packets, to which the extra information is added, in units of a second predetermined number of sync blocks and outputting the normal play data; (c) extracting trick play data from the received transport stream; (d) packetizing extracted trick play data, mapping the first predetermined number of transport packets of packetized trick play data in units of the second predetermined number of sync blocks and outputting the trick play data; (e) arranging the normal play data in a normal play data region, the trick play data in a trick play data region, and predetermined pattern stuffing data in a stuffing region of the normal play data region according to a difference between a predetermined recording rate and a bitrate of the transport stream; (f) performing outer error correction on the normal play data, regardless of the trick play data and stuffing data among arranged data, and outputting error-correction-coded data; and (g) modulating the error-correction-coded data and transmitting modulated data to the recording medium.

Here, the step (f) comprises the steps of: (f1) arranging predetermined pattern data in the stuffing region and the trick play data region, adding an outer parity to the normal play data, and outputting outer-error-correction-coded data; and (f2) adding an inner parity to the outer-error-correction-coded data, and outputting inner-error-correction-coded data.

Also, the method further comprises the steps of: (h) demodulating the data recorded on the recording medium and outputting demodulated data; (i) performing error-correction-decoding on the demodulated data; and (j) selecting error-correction decoded normal play data during a normal play mode, and selecting error-correction decoded trick play data during a trick play mode, according to a normal/trick play mode, wherein the step (i) comprises the steps of:

(i1) performing inner error correction decoding on the demodulated normal play data using the inner parity during a normal play mode and outputting inner-error-correction-decoded normal play data, and performing inner error correction decoding on the demodulated trick play data using the inner parity during a trick play mode and outputting inner-error-correction-decoded trick play data; and

(i2) arranging the predetermined pattern data used in the error correction coding in the stuffing region and the trick play data region, performing outer error correction decoding on the inner-error-correction-decoded normal play data using the outer parity, and outputting outer-error-correction-decoded data.

To achieve the fourth objective, according to the present invention, in the step (i2), outer error correction decoding is performed by overwriting the predetermined pattern data used during the error correction coding in a separate error correction code region of the normal play data region.

#### BRIEF DESCRIPTION OF THE DRAWINGS

The above objectives and advantages of the present invention will become more apparent by describing in detail a preferred embodiment thereof with reference to the attached drawings in which:

FIG. 1 is a block diagram of a coder for a digital video cassette recorder according to an embodiment of the present invention;

FIG. 2 is an example of a track format of a signal supplied for recording on a digital video tape;

FIG. 3 shows a format of an ECC block recorded on a video sector shown in FIG. 2;

FIG. 4 is a table for explaining a sync block extra header shown in FIG. 3;

FIGs. 5A and 5B illustrate 2-to-5 mapping performed in a buffer controller shown in FIG. 1, and a time stamp shown in FIG. 5A, respectively;

FIG. 6 illustrates outer error correction coding performed in an outer error correction coder shown in FIG. 1; and

FIG. 7 is a block diagram of a decoder for the digital video cassette recorder according to an embodiment of the present invention.

#### DESCRIPTION OF THE PREFERRED EMBODIMENT

A preferred embodiment of a digital recording/playback apparatus and method according to the present invention will now be described with reference to the accompanying drawings.

In FIG. 1, a program selector 102 selects a transport stream of a program corresponding to the program number input by a user from an MPEG-2 transport

stream, outputs the transport stream of the selected program to a time stamp adder 108, outputs a PCR (Program Clock Reference) extracted from the transport stream to a PLL (Phase Locked Loop) circuit 104, and outputs a video layer extracted from the transport stream to an I (Intra)-picture extractor 114. The PLL circuit 104 generates a 27 MHz clock signal synchronized with a 27 MHz clock signal used during the transmission, based on the PCR output from the program selector 102.

Here, a video image is digitized and made into a bitstream in an MPEG-2 structure to be transmitted as compressed data. The bitstream is constructed of a video layer structure and a transport layer structure. A signal subjected to MPEG-2 compression is added to the video layer structure, and a header for transmission is added to the transport layer, so that the data is transmitted in units of transport packets.

A timing & control signal generator 106 up-counts the 27 MHz clock signal generated in the PLL circuit 104, applies the counted value to the time stamp adder 108, applies a track signal indicative of a track on a tape to a buffer controller 112 and a RAM controller 122, applies a region control signal indicative of whether the pertinent region is a normal play data region, stuffing region, ECC3 region or trick play data region, to a multiplexer (MUX) 126, and applies an ECC block signal indicative of an ECC block to an error correction coder 128.

The time stamp adder 108 adds a time stamp indicative of time for the transport stream to arrive in the coder, to each transport packet output from the program selector 102, for restoring the transport stream in the same time interval as the input time of the transport stream input to the coder in the decoder of the digital VCR.

A first buffer 110 temporarily stores the normal play data with the time stamp added thereto, output from the time stamp adder 108. The buffer controller 112 includes a 2-to-5 mapper for separating 1-byte sync from the normal play data (NP\_data) of the 188 byte transport packet, temporarily stored in the first buffer 110, collecting two 187-byte packets and mapping the same into five sync blocks.

The buffer controller 112 reads the normal play data in units of 5 sync blocks according to a track signal generated in the timing & control signal generator 106 to correspond with the normal play data region of the ECC block, and generates predetermined pattern data (pattern data) for the stuffing data region and ECC3 region of the normal play data region. The stuffing data region is preferably constructed in units of 5 sync blocks. 10 sync blocks are allocated to the ECC3 region.

As described above, recording is performed in a 25, 12.5 or 6.25 Mbps recording mode according to the bitrate of the ATV or DVB signal recorded in the digital VCR. If the bitrate of an input source bitstream, i.e., an input MPEG-2 bitstream, is 13 Mbps, the bitstream must

be recorded and reproduced in the 25 Mbps recording mode. The stuffing data of a predetermined pattern is stuffed in the portion having a difference between the bitrate of the transmitted signal and that of the recording mode. The greater the difference, the more stuffing data is stuffed therein.

Here, the data of a predetermined pattern is in units of bytes, the stuffing data of a predetermined pattern is an 8-bit binary value, and can be set from "00000000" to "11111111". Preferably, an arithmetic zero pattern is used. Since the arithmetic zero pattern is easy to generate, a read-only memory (ROM) is not necessary for storage of data patterns. In addition, since additions may be omitted from calculations concerning the arithmetic zero, the arithmetic zero pattern simplifies the calculation for outer error correction, like in the coding process and the decoding process for reproducing the recorded video signal.

FIG. 2 is an example of a track format of an ATV or DVB signal supplied for recording on a digital video tape. As shown in FIG. 2, the format of the signal read from a head of the D-VCR is constructed such that each track consists of an ITI (Insert and Track Information) sector, an audio sector, a video sector and a subcode sector, sequentially arranged from the track start part at which the head starts scanning.

Also, during the playback mode of the D-VCR, if the head deviates from the track of a magnetic tape, the outputs of the head decrease and the errors increase, which makes it difficult to achieve normal play of the D-VCR. Thus, different pilot signals are recorded on consecutive tracks, e.g., in a F0-F1-F0-F2 pattern sequence, and the crosstalk of the pilots signals of the preceding and following tracks of a track that the head traces most closely are compared. Then, it is detected whether head tracking deviates from the pertinent track to the preceding track or the following track, so that the head can trace a target track exactly. In the video region of the video sector, every second track contains six trick play data regions, in which high speed trick play data are recorded, and every fourth track contains one trick play data region in which low speed trick play data are recorded. In FIG. 2, trick play data regions are shaded. In the remaining video region, the normal play data or stuffing data is recorded. The high and low speed trick play data regions may be differently arranged according to a multiple times speed mode, and are allocated in units of 5 sync blocks or a multiple thereof.

The video sector of the track format shown in FIG. 2 has an ECC structure, as shown in FIG. 3. In FIG. 3, the video sector consists of sync blocks 19 and 20 as a first video auxiliary region (VAUX), sync blocks 21-155 as a video data region, sync block 156 as a second video auxiliary data region, and sync blocks 157-167 as an outer parity region. Each sync block has a 2-byte sync code, a 3-byte ID, 77 bytes of data and an 8-byte inner parity for inner error correction. An ECC2 region is a region to which outer codes are added for storage of

outer parity information in an ECC structure, and an ECC1 region is a region to which inner codes are added for storage of inner parity information in the ECC structure.

Video auxiliary data such as a program number input by a user and supplied from a servo mechanism system controller (not shown) is written in the first and second video auxiliary data regions

In the video data region of sync blocks 21-155, there are an ECC3 region (sync blocks 21-30), a normal play data region and a trick play data region, as shown in FIG. 2, the normal play data region containing a stuffing region.

Each of sync blocks (77 bytes) 21-155 of the video data region has a 1-byte sync block extra header (SB\_EXTRA\_HEADER). The sync block extra header (SB\_EXTRA\_HEADER) is a header for indicating whether the data of the sync block is the normal play data, trick play data, stuffing data or ECC3 data.

A table for explaining the content of the sync block extra header (SB\_EXTRA\_HEADER) is shown in FIG. 4. In FIG. 4, in the sync block extra header (SB\_EXTRA\_HEADER) of sync blocks 31-155, if the most significant bit (MSB) is "0" and the second upper significant bit is "0", then the data of sync block is stuffing data. If the MSB is "1" and the second upper significant bit is "0", the data of the sync block is normal play data. If the MSB is "1", then the data of the sync block is trick play data, the second upper significant bit is a toggle bit indicative of the pertinent packet of two packets, and the next five lower bits are the sync block ID of the trick play data.

In the sync block extra header (SB\_EXTRA\_HEADER) of sync blocks 21-30, if the MSB is "0", then the data region of the sync block is an ECC3 region. Predetermined pattern data is written on the ECC3 region according to the present invention.

FIG. 5A illustrates 2-to-5 mapping performed in a buffer controller shown in FIG. 1. The 2-to-5 mapping refers to mapping two transport packets into 5 sync blocks. A 3-byte time stamp indicative of a decoding timing is added to each packet, and a 1-byte sync block extra header is added to each sync block. Here, although a D-VCR or DVC system for recording the DVB or ATV signal generally performs 2-to-5 mapping, a DVHS (Digital Video Home System) may perform 2-to-3 mapping. Thus, the present invention is not limited to the 2-to-5 mapping.

FIG. 5B illustrates the internal structure of a 3-byte time stamp shown in FIG. 5A. The time stamp shown in FIG. 5B has a first time stamp region (TSH) and a second time stamp region (TSL). The second stamp region (TSL), comprised of 18 lower significant bits, stores the counted values counted by 27 MHz clock signal within 2 tracks. The first stamp region (TSH), comprised of the next 3 upper bits of the second stamp region (TSL), stores the counted values corresponding to 16 tracks, since the counted values increasing in units of 2 tracks

are stored.

Since the D-VCR is operable in a track playback mode, trick play data must be extracted. The MPEG-2 bitstream is subjected to MPEG-2 compression, the quantities of compressed data are different for each picture, thereby disabling trick play implementation by the normal play data. Thus, the I-picture extractor 114 extracts I-picture data from a video layer output from the program selector 102.

The second buffer 116 temporarily stores the extracted I-picture data, a VLD analyzer 118 performs VLD (Variable Length Decoding) on the I-picture data stored in the second buffer 116 and extracts the trick play data having a DC coefficient and a predetermined number of low frequency AC coefficients on a DCT block. The packetizer & mapper 120 packetizes the extracted trick play data in the form of 188-byte transport packet by adding the transport packet header thereto, separates a 1-byte sync from the packetized trick play data, collects two 187-byte packets, maps the same into 5 sync blocks, adds the time stamp to each packet and adds the sync block extra header (SB\_EXTRA\_HEADER) as shown in FIGs. 3 and 4 to each sync block. Here, the time stamp for trick play data does not contain information indicative of a decoding timing, unlike the time stamp for normal play data.

The RAM controller 122 writes the trick play data (TP\_data) output from the packetizer & mapper 120 in units of 5 sync blocks in the RAM 124, and reads the trick play data stored in the RAM 124 to be recorded on the trick play data region of a predetermined track according to a track signal generated in the timing & control signal generator 106. In this case, since the trick play data may be repeatedly written on the trick play data region according to a multiple times speed mode, the RAM 124 is necessary.

According to a region control signal generated in the timing & control signal generator 104, a multiplexer 126 selects the normal play data (NP-data) read from the buffer controller 112 in the normal play data region of the ECC block, selects the predetermined pattern data (pattern data) which is arithmetic zero, output from the buffer controller 112 in the stuffing region and the ECC region, and selects the trick play data of the RAM 124 in a predetermined trick play data region of a track. The trick play data is both high speed trick play data for the high speed data region and low speed trick play data for the low speed data region, shown in FIG. 2.

An error correction coder 128 arranges the normal play data and trick play data selected by the multiplexer 126 according to an ECC block signal generated in the timing & control signal generator 106, and then performs outer and inner error correction coding. Here, at least one ECC block is allocated to each track. In detail, the error correction coder 128 includes an outer error correction coder 130, a first memory 132, an inner error correction coder 134, and a second memory 136.

The error correction coder 128 adds an 11-byte

outer parity to a 138-byte outer code in a row direction to then perform outer error correction coding, and then adds an 8-byte inner parity to a 77-byte inner code in a column direction, during a recording mode. The ECC3 region remains as an optional region, without an outer parity for normal play data error correction added thereto. The central concept of the present invention is to enhance the error correcting capability for the normal play data in performing the outer error correction coding, regardless of error correction coding for the stuffing data.

In other words, as shown in FIG. 6, the outer error correction coder 130 arranges the predetermined pattern data (Here, arithmetic zero, i.e., "0000") in the ECC3 region, stuffing region and trick play data region and adds an 11-byte outer parity to 138 bytes in the ECC2 region. Thus, during the outer error correction coding, the data of the ECC3, stuffing and trick play data regions are disregarded, and the outer parity is added to only the normal play data, thereby improving the error correction capability for the normal play data. Here, the first memory 132 has a memory size of at most one field to be used during the outer error correction coding.

The inner error correction coder 134 adds an 8-byte inner parity to each 77-byte sync block of the outer-error-correction-coded data output from the outer error correction coder 130 in the ECC1 region. The second memory 136 has a memory size of at least one sync block to be used during the inner error correction coding.

In addition, the 2-byte sync data and 3-byte ID data shown in FIG. 3 may be added either before the outer error correction coding or after the inner error correction coding.

A modulator 138 performs 24-to-25 modulation on the error-correction-coded data output from the error correction coder 128 in a known manner. Alternatively, interleaving may be performed before modulation, to give protection against burst errors. The specific data modulating scheme used during recording is not relevant in the present invention.

FIG. 7 shows a decoder for the D-VCR for reproducing the data recorded on a digital video tape.

In FIG. 7, a demodulator 202 demodulates data read from a digital video tape (T) in accordance with the modulating scheme used during recording. Here, a 2-byte sync and a 3-byte ID can be separated from the demodulated normal play data and trick play data. Otherwise, the 2-byte sync and the 3-byte ID can be separated after outer error correction decoding.

An error correction decoder 204 performs inner error correction decoding in a row direction, that is, error correction is performed up to 4 bytes among 85 bytes, and then an error flag is added to uncorrected sync blocks. Here, during the outer error correction decoding, the uncorrected sync blocks are corrected using the error flag representing the sync blocks to be subjected

to error correction, and the error correction is performed in a column direction, up to 11 bytes among 149 bytes. The error correction decoder 204 includes an inner outer error correction decoder 206, a first memory 208, a sync block extra header analyzer 210, an outer error correction decoder 212 and a second memory 214.

The inner error correction decoder 206 performs inner error correction coding on the normal play data sync block, trick play data sync block, stuffing data sync block, and ECC3 region sync block, using the inner parity. The first memory 208 which is used in the inner error correction decoding has a memory size of at least one sync block.

The sync block extra header analyzer 210 analyzes the sync block extra header added to the inner-error-correction-coded data to determine whether the inner-error-correction-coded data is the data of the normal play data region, trick play data region, stuffing data region or ECC3 region.

If the pertinent data is determined to be in the normal play data region, trick play data region, stuffing data region or ECC3 region according to the sync block extra header, then the outer error correction decoder 212 arranges the predetermined pattern data used in coding, and performs outer error correction decoding. The second memory 214 has a memory size of an ECC block to be used in outer error correction decoding, i.e., at most one track.

During a normal play mode, the outer error correction decoder 212 performs the outer error correction decoding in the following manner. For the 21st through 30th sync blocks, if the MSB of the sync block extra header analyzed in the sync block extra header analyzer 210 is "0", the sync blocks are determined to be in the ECC3 region. Thus, the predetermined pattern data (here, arithmetic zero) is overwritten on 76 sync blocks excluding the sync block extra header, in the ECC3 region. For the 31st through 155th sync blocks, if the MSB of the sync block extra header analyzed in the sync block extra header analyzer 210 is "1", the sync blocks are determined to be in the trick play data region. Thus, the predetermined pattern data (here, arithmetic zero) is overwritten on the 76 sync blocks excluding the sync block extra header, in the trick play data region. Otherwise blocks, if both the MSB and the second upper significant bit of the sync block extra header analyzed in the sync block extra header analyzer 210 are "0", the sync blocks are determined to be in the stuffing region. Thus, the stuffing data used in the coding (here, arithmetic zero) is overwritten on 76 sync blocks excluding the sync block extra header.

Thus, a probable channel error in the ECC3 region, trick play data region and stuffing region is negligible, thereby improving the error correction capability for the normal play data. The error correction method according to the present invention can greatly improve the error correction capability for the normal play data, as the difference between the recording mode bitrate and

the actually recorded bitrate is relatively greater.

A demultiplexer (DEMUX) 216 outputs data to different paths for the normal play data or the trick play data depending on a normal play or trick play mode signal (NP/TP mode).

The normal play data is output to a buffer 218, a restoration time controller 220, an oscillator 222 and a timing generator 224, during a normal play mode. Here, the oscillator 222 and the timing generator 224 may be incorporated into the PLL circuit 104 and the timing & control signal generator 106 respectively, of the coder shown in FIG. 1.

During a normal play mode, the outer-error-correction-decoded normal play data output from the outer error correction decoder 212 through the demultiplexer 216 is read out for each sync block and temporarily stored in the buffer 218 in units of five 77-byte sync blocks. The restoration time controller 220 separates the time stamp from the normal data stored in the buffer 218 to form the separated time stamp into two 187-byte transport packets. Then, a 1-byte packet sync is added to the respective packets to form two 188-byte transport packets, so that the transport packets packetized according to the time stamp, that is, according to the time at which the normal play data was input to the coder, are output through a multiplexer 230.

Here, the timing generator 224 up-counts according to a clock signal of the 27 MHz frequency generated by the oscillator 222 and outputs the counted value to the restoration time controller 220. In other words, the restoration time controller 220 compares the counted value output from the timing generator 224 with the time stamp for the transport packet of the normal play data, and outputs the compared data according to the comparison result.

Trick play data is output to a RAM controller 226 and an RAM 228. In other words, during a trick play mode, the inner-error-correction-decoded trick play data output from the inner error correction decoder 206 through the demultiplexer (DEMUX) 216 is written to the RAM 228 and then output according to the control of the RAM controller 226. The RAM controller 226 removes overlapping data or non-trick play data among the trick play data scanned when the trick play data region of the tape for a trick play mode is scanned. Also, the RAM controller 226 rearranges sync blocks during a backward search mode and writes the same to the RAM 228. The overlapping data can be generated by repeatedly writing the trick play data to tracks according to a multiple times speed function. Also, the non-trick play multiple times speed data corresponding to the trick play speed selected by a user may be read by the head during the trick play mode.

Also, the RAM controller 226 reads the rearranged inner-error-correction-decoded trick play data from the RAM 228 to form units of two 187-byte transport packets, and adds a 1-byte packet sync to each packet to then output 188-byte transport packets through the mul-



tipler (MUX) 230.

According to a normal play/trick play mode signal (NP/TP mode), the multiplexer 230 outputs the output of the restoration time controller 220 during a normal play mode, and outputs the output of the RAM controller 226 during a trick play mode.

As described above, according to the present invention, predetermined pattern data is arranged in an ECC3 region, a stuffing region and a trick play data region and then outer-error-correction coded during a recording, and the predetermined pattern data used in coding are rearranged in the respective regions and then outer-error-correction decoded during a playback. Thus, errors generated in the ECC3 region, the stuffing region and the trick play data region are negligible, and only the normal play data is error-corrected, thereby enhancing the error correction capability. Also, the more the stuffing data, the greater the error correction capability.

#### Claims

1. A digital recording/playback apparatus for recording normal play data and trick play data separately on a recording medium in a predetermined data format, and reproducing the data recorded on the recording medium, the apparatus comprising:
  - an adding unit for adding extra information indicative of a decoding timing to a received transport stream and outputting the normal play data in units of a predetermined number of sync blocks;
  - an extracting unit for extracting the trick play data from the received transport stream and outputting the trick play data in units of a predetermined number of sync blocks;
  - an arranging unit for arranging the normal play data in a normal play data region, the trick play data in a trick play data region, and predetermined pattern stuffing data in a stuffing region of the normal play data region according to a difference between a predetermined recording rate and a bitrate of the transport stream;
  - an error correction coder for performing outer error correction on the normal play data, regardless of the trick play data and stuffing data among arranged data, and outputting error-correction-coded data; and
  - a modulator for modulating the error-correction-coded data and transmitting modulated data to the recording medium.
2. The digital recording/playback apparatus according to claim 1, wherein the error correction coder comprises:

an outer error correction coder for arranging

predetermined pattern data in the stuffing region and the trick play data region, adding an outer parity to the normal play data, and outputting outer-error-correction-coded data; and an inner error correction coder for adding an inner parity to the outer-error-correction-coded data output from the outer error correction coder, and outputting inner-error-correction-coded data.

3. The digital recording/playback apparatus according to claim 2, wherein the error correction coder further comprises:
  - a first memory having a memory size to accommodate the predetermined data format to be used during outer error correction coding; and
  - a second memory having a memory size to accommodate at least one sync block to be used during inner error correction coding.
4. The digital recording/playback apparatus according to claim 3, wherein each byte of the predetermined pattern data is a predetermined number.
5. The digital recording/playback apparatus according to claim 4, wherein the predetermined numbers are the same as each other.
6. The digital recording/playback apparatus according to claim 5, wherein the predetermined numbers are arithmetic zeros.
7. The digital recording/playback apparatus according to claim 1, wherein the stuffing region is set in units of the predetermined number of sync blocks.
8. The digital recording/playback apparatus according to claim 2, wherein the outer error correction coder performs outer error correction coding by overwriting the predetermined pattern data in a separate error correction code region of the normal play data region.
9. The digital recording/playback apparatus according to claim 8, wherein each byte of the predetermined pattern data is a predetermined number.
10. The digital recording/playback apparatus according to claim 9, wherein the predetermined numbers are the same as each other.
11. The digital recording/playback apparatus according to claim 10, wherein the predetermined numbers are arithmetic zeros.
12. The digital recording/playback apparatus according to claim 1, wherein the adding unit comprises:



a time stamp adder for adding a time stamp indicative of a decoding timing to each received transport packet;

a first buffer for temporarily storing the normal play data of a first predetermined number of transport packets to which time stamps are added; and

a buffer controller for mapping a first predetermined number of transport packets stored in the first buffer into a second predetermined number of sync blocks, adding a sync block extra header to each sync block, and generating the predetermined pattern stuffing data.

13. The digital recording/playback apparatus according to claim 12, wherein the extracting unit comprises:

an I (Intra)-picture extractor for extracting I-picture data from a video layer of the received transport stream;

a second buffer for temporarily storing the I-picture data;

an analyzer for performing variable length decoding on the I-picture data stored in the second buffer and outputting trick play data having a DC coefficient and a predetermined number of low frequency AC coefficients on a DCT block;

a packetizer & mapper for packetizing the trick play data output from the analyzer by adding that trick play data to a transport packet header, mapping the first predetermined number of the packetized transport packets into the second predetermined number of sync blocks, and adding the sync block extra header to each sync block;

a random access memory (RAM) for writing and reading the trick play data output from the packetizer & mapper; and

an RAM controller for writing and reading the trick play data output from the packetizer & mapper to and from the RAM.

14. The digital recording/playback apparatus according to claim 13, wherein the arranging unit comprises:

a selector for selecting the normal play data read from the buffer controller in the normal play data region, selecting the stuffing data output from the buffer controller in the stuffing region, and selecting the trick play data stored in the RAM through the RAM controller in the trick play data region.

15. The digital recording/playback apparatus according to claim 14, wherein the adding unit further comprises:

a clock generator for generating a clock signal synchronized with a clock signal used in transmission, based on a program clock reference (PCR) of the transport stream; and

a timing & control signal generator for up-counting according to the clock signal generated in the clock generator to apply the counted value to the time stamp adder, applying a track signal indicative of a track to the buffer controller and the RAM controller, applying a region control signal indicative of whether the pertinent region is a normal play data region, trick play data region or stuffing region, to the selector, and applying a block signal indicative of a block of the predetermined data format to the error correction coder.

16. The digital recording/playback apparatus according to claim 2, further comprising:

a demodulator for demodulating the data recorded on the recording medium and outputting demodulated data;

an error correction decoder for performing error-correction-decoding on the demodulated data; and

a selector for selecting error-correction decoded normal play data during a normal play mode, and selecting error-correction decoded trick play data during a trick play mode, according to a normal/trick play mode, wherein the error correction decoder comprises:

an inner error correction decoder for performing inner error correction decoding on the demodulated normal play data using the inner parity during a normal play mode and outputting inner-error-correction-decoded normal play data to the selector, and for performing inner error correction decoding on the demodulated trick play data using the inner parity during a trick play mode and outputting inner-error-correction-decoded trick play data to the selector; and

an outer error correction decoder for arranging the predetermined pattern data used in the error correction coding in the stuffing region and the trick play data region, performing outer error correction decoding on the inner-error-correction-decoded normal play data using the outer parity, and outputting outer-error-correction-decoded data.

17. The digital recording/playback apparatus according to claim 16, wherein the outer error correction decoder performs outer error correction decoding by overwriting the predetermined pattern data in a separate error correction code region of the normal play data region.

18. The digital recording/playback apparatus according to claim 16, wherein the error correction decoder further comprises:

a first memory having a memory size to accommodate at least one sync block to be used during inner error correction decoding;  
an extra header analyzer for analyzing the sync block extra header added to the inner-error-correction-decoded data and outputting the analyzed information to the outer error correction decoder; and  
a second memory having a memory size to accommodate the predetermined data format to be used during outer error correction decoding.

19. The digital recording/playback apparatus according to claim 16, further comprising:

a demultiplexer for outputting the outer-error-correction-decoded normal play data during a normal play mode and outputting the outer-error-correction-decoded trick play data during a trick play mode, according to a normal/trick play mode;  
a buffer for temporarily storing the outer-error-correction-decoded normal play data output from the demultiplexer;  
a restoration time controller for packetizing the normal play data read from the buffer into a transport packet, and outputting the normal play data based on the time stamp added to the transport packet;  
a RAM for writing and reading the inner-error-correction-decoded trick play data output through the demultiplexer; and  
a RAM controller for rearranging the trick play data after removing overlapping data and normal play data from the trick play data, writing rearranged trick play data to the RAM, transport-packetizing the trick play data in the RAM and outputting packetized trick play data to the selector.

20. A method for recording normal play data and trick play data separately on a recording medium in a predetermined data format, and reproducing the data recorded on the recording medium, the method comprising the steps of:

(a) adding extra information indicative of a decoding timing to a received transport stream and outputting a transport packet to which the extra information is added;  
(b) mapping a first predetermined number of transport packets, to which the extra information is added, in units of a second predeter-

mined number of sync blocks and outputting the normal play data;

(c) extracting trick play data from the received transport stream;

(d) packetizing extracted trick play data, mapping the first predetermined number of transport packets of packetized trick play data in units of the second predetermined number of sync blocks and outputting the trick play data;

(e) arranging the normal play data in a normal play data region, the trick play data in a trick play data region, and predetermined pattern stuffing data in a stuffing region of the normal play data region according to a difference between a predetermined recording rate and a bitrate of the transport stream;

(f) performing outer error correction on the normal play data, regardless of the trick play data and stuffing data among arranged data, and outputting error-correction-coded data; and

(g) modulating the error-correction-coded data and transmitting modulated data to the recording medium.

21. The method according to claim 20, wherein the step (f) comprises the steps of:

(f1) arranging predetermined pattern data in the stuffing region and the trick play data region, adding an outer parity to the normal play data, and outputting outer-error-correction-coded data; and

(f2) adding an inner parity to the outer-error-correction-coded data, and outputting inner-error-correction-coded data.

22. The method according to 21, wherein each byte of the predetermined pattern data is a predetermined number.

23. The method according to claim 22, wherein the predetermined numbers are the same as each other.

24. The method according to claim 23, wherein the predetermined numbers are arithmetic zeros.

25. The method according to claim 20, wherein the stuffing region is set in units of the second predetermined number of sync blocks.

26. The method according to claim 21, wherein in the step (f1), outer error correction coding is performed by overwriting the predetermined pattern data in a separate error correction code region of the normal play data region.

27. The method according to claim 26, wherein each byte of the predetermined pattern data is a prede-

terminated number.

28. The method according to claim 27, wherein the predetermined numbers are the same as each other.

5

29. The method according to claim 28, wherein the respective predetermined numbers are arithmetic zeros.

30. The method according to claim 21, further comprising the steps of: 10

(h) demodulating the data recorded on the recording medium and outputting demodulated data; 15

(i) performing error-correction-decoding on the demodulated data; and

(j) selecting error-correction decoded normal play data during a normal play mode, and selecting error-correction decoded trick play data during a trick play mode, according to a normal/trick play mode, 20

wherein the step (i) comprises the steps of: 25

(i1) performing inner error correction decoding on the demodulated normal play data using the inner parity during a normal play mode and outputting inner-error-correction-decoded normal play data, and performing inner error correction decoding on the demodulated trick play data using the inner parity during a trick play mode and outputting inner-error-correction-decoded trick play data; and 30 35

(i2) arranging the predetermined pattern data used in the error correction coding in the stuffing region and the trick play data region, performing outer error correction decoding on the inner-error-correction-decoded normal play data using the outer parity, and outputting outer-error-correction-decoded data. 40

31. The method according to claim 30, wherein in the step (i2), outer error correction decoding is performed by overwriting the predetermined pattern data used during the error correction coding in a separate error correction code region of the normal play data region. 45 50

55

FIG. 1




FIG. 2




FIG. 3




FIG. 4

SB 31 to 155		SB 21 to 30			
b7	b7=0 NP	b7=1 TP	b7=0 ECC3	b7=1 ELSE	
b6	DATA(1)/STUFFING(0)	FRAME_TOGGLE	RESERVED		
b5	RESERVED	5_SB_UNIT COUNT VALUE			
b4					
b3		RESERVED			
b2					
b1	RESERVED	RESERVED			
b0					

FIG. 5A




FIG. 5B






FIG. 6

## CONTENT OF SB\_EXTRA HEADER





FIG. 7





(12) **EUROPEAN PATENT APPLICATION**

(88) Date of publication A3:  
**23.08.2000 Bulletin 2000/34**

(51) Int. Cl.<sup>7</sup>: **H04N 9/804, H04N 5/783**

(43) Date of publication A2:  
**04.11.1998 Bulletin 1998/45**

(21) Application number: **98107354.7**

(22) Date of filing: **22.04.1998**

(84) Designated Contracting States:  
**AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU**  
**MC NL PT SE**  
 Designated Extension States:  
**AL LT LV MK RO SI**

(72) Inventor: **Kim, Tae-eung**  
**Kiheung-eup, Yongin-city, Kyungki-do (KR)**

(74) Representative:  
**Grünecker, Kinkeldey,**  
**Stockmair & Schwanhäusser**  
**Anwaltssozietät**  
**Maximilianstrasse 58**  
**80538 München (DE)**

(30) Priority: **30.04.1997 KR 9716817**


(71) Applicant:  
**Samsung Electronics Co., Ltd.**  
**Suwon-city, Kyungki-do (KR)**

(54) **Digital recording/playback apparatus with improved error correction capability and method therefor**

(57) A digital recording/playback apparatus with improved error correction capability and a method thereof are provided. In the apparatus and method thereof, regardless of trick play data and stuffing data, normal play data is outer-error-corrected. To enhance the error correction capability of the normal play data, during a recording mode, predetermined pattern data are arranged in the stuffing data region and trick play

data region and an outer parity is added to the normal play data to then be outer-error-correction coded. During a playback mode, the predetermined pattern data used during error-correction coding is arranged in the stuffing data region and trick play data region and inner-error-correction decoded normal play data is outer-error-correction decoded using the outer parity.

**FIG. 1**





European Patent  
Office

## EUROPEAN SEARCH REPORT

Application Number  
EP 98 10 7354

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.6)
A	GB 2 288 510 A (MITSUBISHI DENKI KABUSHIKI KAISHA) 18 October 1995 (1995-10-18)  * page 30, line 23 - page 34, line 9 * * page 34, line 16 - line 34 * * page 37, line 21 - page 40, line 8 * * page 63, line 22 - page 71, line 6; figures 1-4,9,27-32 * ---	1,2, 13-16, 18-21,30	H04N9/804 H04N5/783
A	GB 2 288 942 A (MITSUBISHI DENKI KABUSHIKI KAISHA) 1 November 1995 (1995-11-01)  * page 39, line 1 - page 48, line 7 * * page 48, line 27 - page 58, line 5 * * page 65, line 5 - page 70, line 18; figures 1-4,7A-10,16-19 * ---	1,2, 13-16, 18-21,30	
A	R. W. J. J. SAEIJS ET AL.: "An Experimental Digital Consumer Recorder for MPEG-Coded Video Signals" IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, vol. 41, no. 3, August 1995 (1995-08), pages 651-660, XP000539519  New York (US) * page 652, column 2, line 14 - page 654, column 1, line 24 * * page 654, column 2, line 48 - page 658, column 2, line 10; figures 1-8 * --- -/--	1,2, 12-16, 19-21,30	TECHNICAL FIELDS SEARCHED (Int.Cl.6)  H04N
The present search report has been drawn up for all claims			
Place of search <b>THE HAGUE</b>		Date of completion of the search <b>30 June 2000</b>	Examiner <b>Verleye, J</b>
CATEGORY OF CITED DOCUMENTS X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document			

EPO FORM 1503 03/82 (P04C01)



European Patent  
Office

## EUROPEAN SEARCH REPORT

Application Number  
EP 98 10 7354

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.6)
A	WO 95 28706 A (RCA THOMSON LICENCING CORPORATION) 26 October 1995 (1995-10-26) * page 10, line 33 - page 15, line 30; figure 19 *	1,20	
A	GB 2 295 066 A (MITSUBISHI DENKI KABUSHIKI KAISHA) 15 May 1996 (1996-05-15) * page 49, line 2 - page 60, line 18 * * page 65, line 4 - page 69, line 18 * * page 77, line 3 - page 89, line 7 * * page 95, line 3 - page 113, line 17 * * page 114, line 20 - page 116, line 11 * * page 121, line 4 - page 123, line 14 * * page 125, line 8 - page 127, line 9; figures 12,17,18,27,32,41,43,52 *	1,20	
A	WO 96 13121 A (THOMSON CONSUMER ELECTRONICS, INC.) 2 May 1996 (1996-05-02) * page 5, line 4 - page 9, line 28; figure 1 *	1,20	
A	US 5 596 581 A (SAEIJIS ET AL.) 21 January 1997 (1997-01-21) * column 11, line 29 - column 15, line 15 * * column 22, line 32 - column 23, line 49; figures 6-11,18-20 *	1,20	
A	EP 0 712 247 A (SONY CORPORATION) 15 May 1996 (1996-05-15) * column 2, line 51 - column 3, line 36 * * column 8, line 15 - column 9, line 20 * * column 10, line 25 - column 14, line 17; figures 2,5,7-11,15,16 *	1,20	
The present search report has been drawn up for all claims			
Place of search <b>THE HAGUE</b>		Date of completion of the search <b>30 June 2000</b>	Examiner <b>Verleye, J</b>
<p><b>CATEGORY OF CITED DOCUMENTS</b></p> <p>X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document</p> <p>T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons &amp; : member of the same patent family, corresponding document</p>			

EPO FORM 1503 03/82 (P04C01)

**ANNEX TO THE EUROPEAN SEARCH REPORT  
ON EUROPEAN PATENT APPLICATION NO.**

EP 98 10 7354

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report.  
The members are as contained in the European Patent Office EDP file on  
The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

30-06-2000

Patent document cited in search report		Publication date		Patent family member(s)	Publication date
GB 2288510	A	18-10-1995	JP	8032929 A	02-02-1996
			DE	19511246 A	26-10-1995
			GB	2322756 A,B	02-09-1998
			GB	2322757 A,B	02-09-1998
			GB	2322758 A,B	02-09-1998
			GB	2324673 A,B	28-10-1998
-----					
GB 2288942	A	01-11-1995	JP	8046913 A	16-02-1996
			DE	19513719 A	09-11-1995
			GB	2323240 A,B	16-09-1998
			GB	2323742 A,B	30-09-1998
			US	5684915 A	04-11-1997
			US	5960150 A	28-09-1999
-----					
WO 9528706	A	26-10-1995	AU	681269 B	21-08-1997
			AU	1958695 A	10-11-1995
			AU	1958795 A	10-11-1995
			AU	706840 B	24-06-1999
			AU	1958895 A	10-11-1995
			AU	695446 B	13-08-1998
			AU	3521497 A	20-11-1997
			BR	9507356 A	16-09-1997
			BR	9507357 A	16-09-1997
			CA	2186583 A	26-10-1995
			CA	2187077 A	26-10-1995
			CN	1148926 A	30-04-1997
			CN	1149922 A	14-05-1997
			CN	1184311 A	10-06-1998
			DE	69516513 D	31-05-2000
			EP	0767954 A	16-04-1997
			EP	0755606 A	29-01-1997
			WO	9528707 A	26-10-1995
			WO	9528801 A	26-10-1995
			JP	9512941 T	22-12-1997
			JP	9512969 T	22-12-1997
-----					
GB 2295066	A	15-05-1996	JP	8147900 A	07-06-1996
			JP	8251537 A	27-09-1996
			DE	19542003 A	14-08-1996
			GB	2328340 A,B	17-02-1999
			GB	2328341 A,B	17-02-1999
			SG	33582 A	18-10-1996
-----					
WO 9613121	A	02-05-1996	AU	692310 B	04-06-1998
			AU	3686795 A	15-05-1996
			AU	692311 B	04-06-1998

EPO FORM P0459

For more details about this annex : see Official Journal of the European Patent Office, No. 12/82

**ANNEX TO THE EUROPEAN SEARCH REPORT  
ON EUROPEAN PATENT APPLICATION NO.**

EP 98 10 7354

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report.  
The members are as contained in the European Patent Office EDP file on  
The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

30-06-2000

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
WO 9613121 A		AU 3730195 A	15-05-1996
		AU 692320 B	04-06-1998
		AU 3823395 A	15-05-1996
		AU 692321 B	04-06-1998
		AU 3823895 A	15-05-1996
		BR 9509384 A	18-11-1997
		BR 9509385 A	30-09-1997
		BR 9509386 A	16-09-1997
		BR 9509387 A	16-09-1997
		CA 2201707 A	02-05-1996
		CA 2201709 A	02-05-1996
		CA 2201710 A	02-05-1996
		CA 2201711 A	02-05-1996
		CN 1169229 A	31-12-1997
		CN 1169232 A	31-12-1997
		CN 1169230 A	31-12-1997
		CN 1169231 A	31-12-1997
		EP 0787409 A	06-08-1997
		EP 0787401 A	06-08-1997
		EP 0787402 A	06-08-1997
		EP 0787403 A	06-08-1997
		JP 10507886 T	28-07-1998
		JP 10508163 T	04-08-1998
		JP 10507887 T	28-07-1998
		JP 10507888 T	28-07-1998
		WO 9613122 A	02-05-1996
		WO 9613128 A	02-05-1996
		WO 9613123 A	02-05-1996
		US 6058240 A	02-05-2000
		US 6047100 A	04-04-2000
		US 5867625 A	02-02-1999
US 5596581 A	21-01-1997	US 5579183 A	26-11-1996
		AT 188326 T	15-01-2000
		AU 692235 B	04-06-1998
		AU 1821895 A	30-10-1995
		BR 9505873 A	29-12-1998
		DE 69514180 D	03-02-2000
		EP 0702879 A	27-03-1996
		WO 9527977 A	19-10-1995
		JP 9505195 T	20-05-1997
		PL 311953 A	18-03-1996
		US 5566174 A	15-10-1996
		AU 688868 B	19-03-1998
		AU 1822095 A	30-10-1995
		AU 701481 B	28-01-1999

EPO FORM P0459

For more details about this annex : see Official Journal of the European Patent Office, No. 12/82



**ANNEX TO THE EUROPEAN SEARCH REPORT  
ON EUROPEAN PATENT APPLICATION NO.**

EP 98 10 7354

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report.  
The members are as contained in the European Patent Office EDP file on  
The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

30-06-2000

Patent document cited in search report	Publication date	Patent family member(s)	Publication date	
US 5596581	A	AU 6079498 A	18-06-1998	
		BR 9505872 A	31-08-1999	
		EP 0702877 A	27-03-1996	
		EP 0858230 A	12-08-1998	
		FI 955887 A	07-12-1995	
		HU 73451 A	28-08-1996	
		WO 9527978 A	19-10-1995	
		JP 8511413 T	26-11-1996	
-----				
EP 712247	A	15-05-1996	JP 8195723 A	30-07-1996
			AU 707351 B	08-07-1999
			AU 3781695 A	23-05-1996
			AU 707367 B	08-07-1999
			AU 3790295 A	23-05-1996
			BR 9505186 A	28-10-1997
			CA 2162549 A	15-05-1996
			CA 2162788 A	15-05-1996
			CA 2162789 A	15-05-1996
			CN 1132445 A	02-10-1996
			CN 1133531 A	16-10-1996
			CN 1131369 A	18-09-1996
			EP 0712127 A	15-05-1996
			EP 0712123 A	15-05-1996
			JP 8223535 A	30-08-1996
			JP 8195072 A	30-07-1996
			US 5835668 A	10-11-1998
			US 5859949 A	12-01-1999
			US 5845043 A	01-12-1998
			US 5850501 A	15-12-1998
			US 5845042 A	01-12-1998
			US 6028726 A	22-02-2000
-----				

EPO FORM P0459

For more details about this annex : see Official Journal of the European Patent Office, No. 12/82